InP Monolithically Integrated Transmitters Based on High Speed Directly Modulated DFB Lasers Open new browser tab Andriolli, N.; Bontempi, F.; Contestabile, G. (2020)
An overview of hardware acceleration techniques for 5G functions Open new browser tab Borromeo, J. C.; Kondepu, K.; Andriolli, N.; Valcarenghi, L. (2020)
Characterization and ENOB Analysis of a Reconfigurable Linear Optical Processor Open new browser tab DE MARINIS, Lorenzo; LIBOIRON-LADOUCEUR, Odile; Andriolli, Nicola (2020)
AXI HyperConnect: A predictable, hypervisor-level interconnect for hardware accelerators in FPGA SoC Open new browser tab Restuccia, F.; Biondi, A.; Marinoni, M.; Cicero, G.; Buttazzo, G. (2020)
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs Open new browser tab Seyoum, Biruk B.; Pagani, Marco; Biondi, Alessandro; Balleri, Sara; Buttazzo, Giorgio (2020)
The ampere project: A model-driven development framework for highly parallel and energy-efficient computation supporting multi-criteria optimization Open new browser tab Quinones, E.; Royuela, S.; Scordino, C.; Gai, P.; Pinho, L. M.; Nogueira, L.; Rollo, J.; Cucinotta, T.; Biondi, A.; Hamann, A.; Ziegenbein, D.; Saoud, H.; Soulat, R.; Forsberg, B.; Benini, L.; Mando, G.; Rucher, L. (2020)
Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC Open new browser tab Restuccia, Francesco; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio (2020)
Behavioral analysis for virtualized network functions: A som-based approach Open new browser tab Cucinotta, T.; Lanciano, G.; Ritacco, A.; Vannucci, M.; Artale, A.; Barata, J.; Sposato, E.; Basili, L. (2020)
Heuristic partitioning of real-time tasks on multi-processors Open new browser tab Mascitti, A.; Cucinotta, T.; Abeni, L. (2020)
Comparative Evaluation of Kernel Bypass Mechanisms for High-performance Inter-container Communications Open new browser tab Ara, G.; Cucinotta, T.; Abeni, L.; Vitucci, C. (2020)