Characterization and ENOB Analysis of a Reconfigurable Linear Optical Processor Open new browser tab
(2020)
Inizio contenuto principale del sito
Pubblicazioni istituto
Risultati ricerca pubblicazioni
-
-
An overview of hardware acceleration techniques for 5G functions Open new browser tab
(2020)
-
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs Open new browser tab
(2020)
-
The ampere project: A model-driven development framework for highly parallel and energy-efficient computation supporting multi-criteria optimization Open new browser tab
(2020)
-
Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC Open new browser tab
(2020)
-
AXI HyperConnect: A predictable, hypervisor-level interconnect for hardware accelerators in FPGA SoC Open new browser tab
(2020)
-
Pushing Forward Security in Network Slicing by Leveraging Continuous Usage Control Open new browser tab
(2020)
-
Augmented In-Band Telemetry to the User Equipment for beyond 5G Converged Packet-Optical Networks Open new browser tab
(2020)
-
Behavioral analysis for virtualized network functions: A som-based approach Open new browser tab
(2020)
-
Heuristic partitioning of real-time tasks on multi-processors Open new browser tab
(2020)